



# Analog Circuit Design

## Discrete and Integrated

Sergio Franco  
San Francisco State University

McGraw-Hill Education, ©2015  
ISBN 978-0-07-802819-9

## Detailed Table of Contents

### 1 DIODES AND THE *PN* JUNCTION

- 1.1 **The Ideal Diode:** Finding the Operating Mode of a Diode, Cut-and-Try Approach, Concluding Observations
  - 1.2 **Basic Diode Applications:** Rectifiers, Logic Gates, Peak Detectors, The Clamped Capacitor or DC Restorer, Voltage Multipliers and PSpice Simulation
  - 1.3 **Operational Amplifiers and Diode Applications:** Basic Op Amp Circuits, Our First Diode/Op-Amp Circuit
  - 1.4 **Semiconductors:** Doping, Drift and Diffusion Currents, An Example: The Integrated-Circuit Diode
  - 1.5 **The *pn* Junction in Equilibrium:** Equilibrium Conditions, The Built-in Potential  $\phi_0$ , The Electric Field  $E_0$ , The SCL Width  $X_{d0}$ , and the SCL Charge  $Q_{j0}$
  - 1.6 **Effect of External Bias on the SCL Parameters:** The Junction Capacitance  $C_j$
  - 1.7 **The *pn* Diode Equation:** Excess Minority Concentrations, The Diode Equation, Short-Base Diodes
  - 1.8 **The Reverse-Biased *pn* Junction:** Reverse Breakdown
  - 1.9 **Forward-Biased Diode Characteristics:** Properties of the Exponential Characteristic, Temperature Dependence, Deviations from Ideality
  - 1.10 **Dc Analysis of *pn* Diode Circuits:** Load-Line Analysis, Iterative Analysis, Piecewise-Linear Approximations and Large-Signal Diode Models, Circuit Analysis Using the Piecewise-Linear Approximation, The *pn* Junction Diode as a Rectifier, the Superdiode
  - 1.11 **Ac Analysis of *pn* Diode Circuits:** Small-Signal Operation, The Small-Signal Diode Model, The *pn* Diode as a Current-Controlled Resistance
  - 1.12 **Breakdown-Region Operation:** The Zener Diode as a Voltage Reference, Line and Load Regulation, Using an Op Amp to Improve Voltage-Reference Performance, the Forward-Biased Diode as a Voltage Reference, Zener Diodes as Voltage Clamps
  - 1.13 **Dc Power Supplies:** Ripple, Conduction Interval, and Peak Diode Current, Dc Supplies with Full-Wave Rectifiers, Concluding Observation
- Appendix 1A:** SPICE Models for Diodes  
**References**  
**Problems**

### 2 BIPOLAR JUNCTION TRANSISTORS

- 2.1 **Physical Structure of the BJT:** pnp BJT, Circuit Symbols for the BJTs
- 2.2 **Basic BJT Operation:** Operation in the Forward-Active (FA) Mode, The Collector Current, The Three Base-Current Components, The Forward Current Gain  $\beta_F$ , A Practical Application: the BJT as a Current Booster, The *npn* BJT Operating in the Forward-Active Mode, Dependence of  $\beta_F$  Upon  $I_C$  and  $T$

- 2.3 **The  $i$ - $v$  Characteristics of BJTs:** The Exponential Characteristic, The  $i_C$ - $v_{CE}$  Characteristics for Different  $V_{BE}$  Drives, The Early Effect, The  $i_C$ - $v_{CE}$  Characteristics for Different  $I_B$  Drives, The Reverse Active (RA) Mode, Transistor Breakdown Voltages
  - 2.4 **Operating Regions and BJT Models:** The Cutoff (CO) Region, The Forward-Active (FA) Region, the saturation (Sat) Region, Finding the Operating Mode of a BJT, The Diode Mode of Operation
  - 2.5 **The BJT as an Amplifier/Switch:** The BJT as an Amplifier, The BJT as a Switch/Logic Inverter
  - 2.6 **Small-Signal Operation of the BJT:** The Small-Signal BJT Model, The BJT as a resistance-Transformation Device, A Practical Application: The BJT as a Current Source
  - 2.7 **BJT Biasing for Amplifier Design:** BJT Biasing via  $I_B$ , BJT Biasing via  $I_E$ , Feedback Bias, BJT Biasing via  $V_{BE}$  (Current Mirror)
  - 2.8 **Basic Bipolar Voltage Amplifiers:** Unilateral Voltage Amplifiers, The Common-Emitter (CE) Configuration, Quick Estimates for the CE Configuration, , The Common-Emitter with Emitter-Degeneration (CE-ED) Configuration, Summary for the CE-ED Configuration, Capacitance Selection, PSpice Simulation
  - 2.9 **Bipolar Voltage and Current Buffers:** The Common-Collector (CC) Configuration, The Common-Base (CB) Configuration, The  $T$  Model for the BJT, PSpice Simulation
- Appendix 1A: SPICE Models for BJTs**  
**References**  
**Problems**

### 3 MOS FIELD-EFFECT TRANSISTORS

- 3.1 **Physical Structure of the MOSFET:** Complementary MOSFETs
  - 3.2 **The Threshold Voltage  $V_T$ :** The Gate-Body Capacitor, Inversion, Onset of Strong Inversion, The Threshold Voltage  $V_{T0}$ , The Four MOSFET Types and their Circuit Symbols, The Body Effect and the Threshold Voltage  $V_T$ ,
  - 3.3 **The  $n$ -Channel Characteristic:** The Triode Region, The Pinchoff Point, The Saturation Region, Series/Parallel MOSFET Combinations
  - 3.4 **The  $i$ - $v$  Characteristics of MOSFETs:** Diode-Mode Operation, The  $i_D$ - $v_{DS}$  Characteristics, Large-Signal Models for Saturated FETs, Depletion MOSFETs, Subthreshold Operation
  - 3.5 **MOSFETs in Resistive Dc Circuits:** Diode-Connected MOSFETs, Current Mirrors, Resistive Biasing of MOSFETs – Dual-Supply Schemes, Resistive Biasing of MOSFETs – Single-Supply Schemes
  - 3.6 **The MOSFET as an Amplifier/Switch:** The MOSFET as an Amplifier, The MOSFET as an Electronic Switch, The MOSFET as a Logic Inverter
  - 3.7 **Small-Signal Operation of the MOSFET:** The Small-Signal Model, A Generalized MOSFET Circuit
  - 3.8 **Basic MOSFET Voltage Amplifiers:** The Common-Source (CS) Configuration, Quick Estimates for the CS Configuration, The Common-Source with Source-Degeneration (CS-SD) Configuration, Capacitance Selection
  - 3.9 **MOSFET Voltage and Current Buffers:** The Common-Drain (CD) Configuration, The Common-Gate (CG) Configuration, The CG Configuration as a Voltage Amplifier
  - 3.10 **The CMOS Inverter/Amplifier:** The Voltage Transfer Curve (VTC), The CMOS Inverter as a Logic Element, The Noise Margins, Basic NOR and NAND Gates, The CMOS Inverter as an Amplifier
- Appendix 3A: SPICE Models for MOSFETs**  
**References**  
**Problems**

### 4 BUILDING BLOCKS FOR ANALOG INTEGRATED CIRCUITS

- 4.1 **Design Considerations in Monolithic Circuits:** An Illustrative Example, Emitter-Coupled Pairs, Current Mirrors, Monolithic Voltage Amplifiers, What to Expect
- 4.2 **BJT Characteristics and Models Revisited:** Base-Width Modulation Revisited, Bulk Resistances in the BJT, The CE Configuration with an Idealized Active Load, The CC Configuration with an Idealized Active Load, The CB Configuration with an Idealized Active Load
- 4.3 **MOSFET Characteristics and Models Revisited:** The Role of  $\lambda$  in Dc Calculations, The Body Transconductance, A Generalized Ac Circuit, The CS Configuration with an Idealized Active Load,

The CD Configuration with an Idealized Active Load, The Active-Loaded CG Configuration as a Voltage Amplifier

- 4.4 **Darlington, Cascode, and Cascade Configurations:** The Darlington Configuration, The CC-CE and CC-CC Configurations, The Bipolar Cascode Configuration, The MOS Cascode Configuration, The Telescopic Cascode Configuration, The Folded Cascode Configuration, Cascoded Current Sources/Sinks, Cascaded Stages
  - 4.5 **Differential Pairs:** The Emitter-Coupled Pair, The Source-Coupled Pair, Intuitive Ac Analysis of Differential Pairs
  - 4.6 **Common-Mode Rejection Ratio of Differential Pairs:** CMRR and Input Resistances of EC Pairs, CMRR of the SC Pair, Effect of Mismatches on the CMRR,
  - 4.7 **Input Offset Voltage/Current in Differential Pairs:** Input Offset Voltage of the EC Pair, Input Bias Current and Offset Current of the EC Pair, Input Offset Voltage of the SC Pair, Input Offset Voltage Drift
  - 4.8 **Current Mirrors:** Basic Bipolar Current Mirrors, Basic MOSFET Current Mirror, Cascode Current Mirrors, Wide-Swing MOS Cascode Mirrors, Wilson Current Mirror, Widlar Current Source/Sink
  - 4.9 **Differential Pairs with Active Loads:** Voltage Transfer Curves, The Differential-Mode Gain, The Common-Mode Rejection Ratio (CMRR), Input Offset Voltage of Active-Loaded Differential Pairs, Folded-Cascoded Differential Pairs
  - 4.10 **Bipolar Output Stages:** The Class B Push-Pull Output Stage, The Class AB Push-Pull Output Stage, Overload Protection
  - 4.11 **CMOS Output Stages:** The CD Push-Pull Output Stage, the CMOS Inverter as Output Stage, The CS Push-Pull Output Stage with Feedback Amplifiers
- Appendix 4A:** Editing SPICE Netlists  
**References**  
**Problems**

## 5 ANALOG INTEGRATED CIRCUITS

- 5.1 **The  $\mu\text{A}$  741 Operational Amplifier:** General Overview of the 741 Op Amp, The Dc Biasing Network, The 1<sup>st</sup> or Input Stage, the 2<sup>nd</sup> or Intermediate Stage, The 3<sup>rd</sup> or Output Stage, The Small-Signal Characteristics of the 741 Op Amp, PSpice Simulation of the 741 Op Amp
  - 5.2 **The Two-Stage CMOS Operational Amplifier:** Input Offset Voltage Considerations, Input Voltage Range (IVR), Output Voltage Swing (OVS), Common-Mode Rejection Ratio (CMRR), Power-Supply Rejection Ratio (PSRR)
  - 5.3 **The Folded-Cascode CMOS Operational Amplifier:** Input Voltage Range and Output Voltage Swing
  - 5.4 **Voltage Comparators:** The LM339 Voltage Comparator, A CMOS Voltage Comparator, Comparators with Hysteresis
  - 5.5 **Current and Voltage References:** Power-Supply-Based Current References,  $V_{BE}$ -Based and  $V_{GS}$ -Based Current References, Imbalance-Based Current References, Startup Circuits, Bandgap Voltage References, CMOS Bandgap References
  - 5.6 **Current-Mode Integrated Circuits:** Transconductors, Current-Feedback Amplifiers (CFAs), CFA-Derived Voltage-Feedback Amplifiers, Differential-Input Transconductors, Variable-Transconductance Multipliers
  - 5.7 **Fully-Differential Operational Amplifiers:** Fully-Differential Amplifier Concepts, Fully-Differential Bipolar Op Amp, Fully-Differential CMOS Op Amps, Expanding the Input Voltage Range
  - 1.8 **Switched-Capacitor Circuits:** The Switched Capacitor, Switched-Capacitor Integrator, Discrete-Time Considerations, Autozeroing Techniques, Transmission gates, Stray-Capacitance and Charge Injection, Stray-Insensitive Integrators
- Appendix 5A:** SPICE Macro-Models  
**References**  
**Problems**

## 6 FREQUENCY AND TIME RESPONSES

- 6.1 **High-Frequency BJT Model:** The Base-Charging Capacitance  $C_b$ , The High-Frequency BJT Model, Specifications of the BJT Frequency Response,
- 6.2 **High-Frequency MOSFET Model:** Specifications of the MOSFET Frequency Response

- 6.3 **Frequency Response of the CE/CS Amplifiers:** The Miller Effect, Analysis Using the Miller Approximation, Exact Small-Signal Analysis
- 6.4 **Frequency Response of Differential Amplifiers:** Resistive-Loaded Differential Amplifiers, Active-Loaded Differential Amplifiers
- 6.5 **Bipolar Voltage and Current Buffers:** Frequency Characteristics of the Emitter Follower, Frequency Characteristics of Bipolar Current Buffers
- 6.6 **MOS Voltage and Current Buffers:** Frequency Characteristics of the Source Follower, Frequency Characteristics of MOS Current Buffers
- 6.7 **Open-Circuit Time-Constant (OCTC) Analysis:** OCTC Analysis of CE/CS Amplifiers, OCTC Analysis of Voltage Buffers, Voltage Amplifiers with Emitter/Source Degeneration
- 6.8 **Frequency Response of Cascode Amplifiers:** The Bipolar Cascode, The MOS Cascode
- 6.9 **Frequency and Transient Responses of Op Amps:** The Transient Response, Slew-Rate Limiting, Insightful Expressions for the Slew Rate, Current Feedback Amplifiers
- 6.10 **Diode Switching Transients:** Schottky-Barrier Diodes
- 6.11 **BJT Switching Transients:** Schottky-Clamped BJTs
- 6.12 **Transient Responses of Logic Circuits:** Propagation Delays in Logic Gates, Hand Calculations of CMOS Gate delays, Transient Responses of Voltage Comparators
- Appendix 6A:** Transfer Functions and Bode Plots
- References**
- Problems**

## 7 FEEDBACK, STABILITY, AND NOISE

- 7.1 **Negative-Feedback Basics:** The Error Signal  $s_e$  and the Feedback Signal  $s_f$ , Gain Desensitivity, A Classic Example: The Non-Inverting Op Amp Configuration, A Single-Transistor Example of a Negative-Feedback System,
- 7.2 **Effect of Feedback on Distortion, Noise, and Bandwidth:** Effect of Negative Feedback on Noise, Effect of Negative Feedback on the Frequency Bandwidth
- 7.3 **Feedback Topologies and Closed-Loop I/O Resistances:** The Series-Shunt Configuration, The Shunt-Series Configuration, The Shunt-Shunt Configuration, The Series-Series Configuration, Summary, The Four Feedback Configurations Using Op Amps
- 7.4 **Practical Configurations and the Effect of Loading:** Series-Shunt Circuits, Shunt-Shunt Circuits, Series-Series Circuits, Shunt-Series Circuits, Finding the Source-to-Load Gain Directly, Identifying Feedback Type and Topology
- 7.5 **Return-Ratio Analysis:** The Return Ratio of a Dependent Source, Comparing  $T$  and  $L$ , Return-Ratio Calculation Examples, The Feedback Factor  $\beta$
- 7.6 **Blackman's Impedance Formula and Injection Methods:** Finding  $T$  via Successive Voltage and Current Injections, Single-Injection Approximations
- 7.7 **Stability in Negative-Feedback Circuits:** Graphical Visualization of the loop Gain  $T$ , The Phase Margin  $\phi_m$ , An Illustrative Example, Peaking and Ringing as Functions of the Phase Margin  $\phi_m$ , Using PSpice to Plot  $T$  and to Measure  $\phi_m$
- 7.8 **Dominant-Pole Compensation:** Shunt-Capacitance Compensation, Miller Compensation, Shunt-Capacitance and Miller-Compensation Comparison
- 7.9 **Frequency Compensation of Monolithic Op Amps:** Frequency Compensation of the 741 Op Amp, Frequency Compensation of the Two-Stage CMOS Op Amp, Frequency Compensation of the Folded-Cascode CMOS Op Amp, Comparing the Two-Stage and Folded-Cascode Op Amps
- 7.10 **Noise:** Basic Noise Properties, Noise Spectra, Noise Types, Noise Models of Semiconductor Devices, Noise Dynamics, An Op Amp Circuit Example, Noise in CMOS Differential Stages, Noise in Bipolar Differential Pairs, SPICE Simulation of Noise
- References**
- Problems**
- Index**